In this paper, a new high-efficiency CMOS bridge rectifier for driving RFID tag chips is designed and analyzed. The input stage of the proposed rectifier is designed as a cascade structure connected with two NMOSs for reducing the gate capacitance by circuitry method, which is the main path of the leakage current that is increased when the operating frequency is increased. This gate capacitance reduction technique using the cascade input stage for reducing the gate leakage current is presented theoretically. The output characteristics of the proposed rectifier are derived analytically using its high frequency small-signal equivalent circuit. For the general load resistance of 50㏀, the proposed rectifier shows better power conversion efficiencies of 28.9% for 915㎒ UHF (for ISO 18000 -6) and 15.3% for 2.45㎓ microwave (for ISO 18000-4) than those of 26.3% and 26.8% for 915㎒, and 13.2% and 12.6% for 2.45㎓ of compared other two existing rectifiers. Therefore, the proposed rectifier may be used as a general purpose rectifier to drive tag chips for various RFID systems. 
Introduction
Recently, RFID leads the innovative progress in many manufacturing and service industries such as transportation, security, purchasing and distribution logistics, medical services, and so on. Now, it becomes one of the top technologies for this century and has revolutionized the human life style [1] [2] [3] [4] .
In RFID systems, the rectifier converts the received RF signal into the DC voltage required to operate the tag chip. Therefore, the rectifier is the essential part in the passive RFID tags.
To obtain a high DC output voltage and a high power conversion efficiency, various type rectifiers were developed [5] [6] [7] and many researches were performed for improving the output characteristics [8] [9] [10] [11] [12] . Among these rectifiers, the CMOS gate cross-connected rectifier is of considerable interest because its minimum input voltage required for obtaining effective DC voltage is lower, its converted DC voltage is higher than other type rectifiers, and its power conversion efficiency is over 60% for an input signal frequency of 13.56㎒ [5, 6] .
However, its power conversion efficiency decreases rapidly in frequency ranges over UHF because of the increased leakage current through the gate capacitance.
For reducing the gate leakage current in high frequencies, a recipe for increasing the impedance by reducing the gate capacitance will be considered. One solution for reducing the gate capacitance is to increase the gate oxide thickness. However, this solution may not be a good one because of the variation of threshold voltage and the problems on manufacturing process.
Another solution is to reduce the gate capacitance by the circuitry method. This solution was introduced in our previous paper published in J. of IEEK [8] . In the previous paper, designing its input stage as the current-mirror type with series-parallel connected three NMOSs, the gate capacitance, which is the main path of the leakage current, was reduced by the circuitry method. In addition, the input voltage between antennas was distributed to each gate capacitance. Therefore, the gate leakage current is decreased considerably by both the increased impedance of gate capacitance and the reduced gate voltage.
However, this previous current-mirror type rectifier has some demerits such as; the number of transistors on the input stage is increased, therefore, the structure of the input stage is somewhat complicated, and the rectified DC voltage is reduced slightly due to the voltage drop effect in bi-level structure of the input stage.
To improve these demerits, in this paper, the input stage of the rectifier is designed as a cascade structure connected with two NMOSs. The output characteristics of the proposed rectifier are derived analytically using its high frequency small-signal equivalent circuit. Then, the gate capacitance reduction technique to decrease the gate leakage current which is increased with the operating frequency is presented theoretically by the circuitry method. The proposed rectifier is designed with the MOSIS T28M TSMC 0.18㎛1Poly-6Metal CMOS process (Technology: SCN018) and verified by comparing its output characteristics with those of existing rectifiers.
Proposed Darlington-Pair Type Rectifier
For decreasing the gate leakage current due to the increasing of operating frequency, the gate impedance has to be increased by reducing the gate capacitance which is the main path of the leakage current. To reduce the gate capacitance, the new bridge rectifier whose input stage is designed as a cascade structure connected with two NMOSs is presented in Fig. 1 Rectifier' based on the structural type.
The operating principle of the proposed rectifier for (+)
half period of RF input source as follow:
When the peak-to-peak RF input voltage   is applied onto two antenna ports, it is distributed to M1 and 
Analysis of Output Characteristics
The high frequency small-signal equivalent circuit for (+) half period of the proposed Darlington-pair type rectifier is presented in Fig. 2 . The gate-drain capacitance and other parasitic capacitances except the gate-source capacitance which is the main path of the leakage current are not included in Fig. 2 for simplifying the circuit analysis. From this high frequency small-signal equivalent circuit shown in Fig. 2 , the output voltage of the designed rectifier is obtained as eq. (1) by node analysis.
where, 
This eq. (3) is nearly same as the output voltage relationships of the existing simple gate cross-connected rectifier or the current-mirror type rectifier [8] . If (3) is still more simplified to eq. (4), which is the same as the output voltage relationships of the above two existing rectifiers [8] .
These equations show that the output voltage of 
Gate leakage current reduction by circuitry method
In the proposed Darlington-pair type rectifier, the theoretical basis for reducing the gate leakage current by circuitry method is as follows.
The gate-source capacitance of MOS transistor is the main path of gate leakage current in high frequencies.
Therefore, it has to be reduced to decrease the gate leakage current. In the small-signal equivalent circuit of As a result, the proposed Darlington-pair type rectifier shown in Fig. 1 reduces the gate leakage current effectively in high frequency region. So, it may be used as a generic rectifier for supplying DC voltage necessary to drive the tag chips of various RFID systems using the frequency range of 13.56㎒ HF (for ISO 18000-3), 915㎒
UHF (for ISO 18000-6), and 2.45㎓microwave (for ISO 18000-4).
Results and Discussion
To verify the reduction of gate leakage current and to show the DC conversion characteristics, the proposed Darlington-pair type rectifier shown in Fig. 1 is simulated by using the MOSIS T28M TSMC 0.18㎛ 1Poly-5Metal CMOS process (Technology: SCN018) and compared with those of the simple gate cross-connected rectifier and the current-mirror type rectifier.
The component values used for simulation are summarized in Table 1 .
[ The gate leakage currents for the frequency variation at the 2V peak-to-peak input voltage are compared in Fig. 4 Fig. 4 show that the proposed rectifier reduces effectively the gate leakage current which is increased in high frequency.
[ Fig. 4 ] Gate leakage current for frequency variation △ : Existing gate cross-connected rectifier [5] □ : Existing current-mirror type rectifier [8] ◇ : Proposed Darlington pair type rectifier □ : Existing current-mirror type rectifier [8] ◇ : Proposed Darlington pair type rectifier
The capacitor current I(CL) for the frequency variation are shown in Fig. 5 . This Fig. 5 shows that the capacitor discharge current flows nearly all through the load resistor RL in the proposed and the current-mirror type rectifiers.
However, the higher frequency is, the larger gate leakage current is in the simple gate cross-connected rectifier.
(a) 915㎒ Fig. 7 . As the transistor size is increased, the efficiency is decreased rapidly. This comes from that the larger transistor is, the higher gate capacitance is, then the leakage current through the gate capacitance is increased.
As considered in Fig. 4 , when the frequency is increased, the impedance of gate capacitance is decreased, then the leakage current is increased. 
Conclusions
In this paper, a new high-efficiency CMOS bridge rectifier for driving RFID tag chips is proposed. It's input stage is designed as a cascade structure for reducing the gate capacitance by circuitry method, which is the main path of the leakage current that is increased when the frequency is increased. This gate leakage current From the results, we can see that the gate leakage current is reduced considerably in high frequencies, compared with those of existing rectifiers. For the general load resistance of 50㏀, the proposed rectifier shows better power conversion efficiencies of 28.9% for 915㎒ UHF (for ISO 18000 -6) and 15.3% for 2.45㎓ microwave (for ISO 18000-4) than those of 26.3% and 26.8% for 915 ㎒, and 13.2% and 12.6% for 2.45㎓ of compared other two existing rectifiers. In addition, the proposed rectifier shows more stable power conversion efficiencies than compared other two existing rectifiers for the variation of load resistance.
Therefore, the proposed Darlington-pair type rectifier may be used as a general purpose rectifier for driving various RFID tag chips using the operating frequencies of 13.56㎒ HF for ISO 18000-3, 915㎒ UHF for ISO 18000-6, and 2.45㎓ microwave for ISO 18000-4.
